## ZERO OVER HEAD LOOP FIR PROCESSOR

**Sourindu Chatterjee**

**Department of Electrical and Computer Engineering, Florida State University**

**MAR 16, 2016**

## WEEKLY REPORT



Period 2-3 :

Realization of the ZoL in the FIR processor architecture.

Implementation of the Architecture in the VHDL..